SK hynix Taps Intel's EMIB to Sidestep TSMC Packaging Bottlenecks

Mon, 11 May 2026 12:47:41 +0000

An AI chip startup, fresh from a successful design tape-out, found themselves staring down a year-long packaging delay. The culprit? Insurmountable queues at TSMC’s CoWoS (Chip-on-Wafer-on-Substrate) facility. Their pivot to Intel’s EMIB (Embedded Multi-die Interconnect Bridge) technology, initially a hopeful shortcut, quickly exposed a critical design miscalculation. Their HBM-to-logic interconnects, meticulously optimized for CoWoS’s sprawling silicon interposer, required a significant, and potentially costly, redesign to align with EMIB’s localized, high-density bridges. This unforeseen rework threatened to derail their market entry, a stark illustration of how the race for AI dominance is being shaped not just by silicon innovation, but by the increasingly fragile foundations of advanced packaging.

AI Chips on The Coders Blog

SK hynix Taps Intel's EMIB to Sidestep TSMC Packaging Bottlenecks